



REVISIONS				
LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
C	REVISE AND REDRAW.	10176	01/26/1994	DEG/HJK
D	TITLE: LOFP WAS PQFP; UPDATE NOTE 3; ADD GEOMETRIC TOLERANCE	12317	11/30/1999	ACS/MS/RW



- NOTES UNLESS OTHERWISE SPECIFIED
- DIMENSIONS ARE IN MILLIMETERS**
- STANDARD LEAD FINISH:
7.62 MICROMETERS MINIMUM SOLDER PLATING (85/15)
THICKNESS ON COPPER.
 - DIMENSION DOES NOT INCLUDE MOLD PROTRUSION.
MAXIMUM ALLOWABLE MOLD PROTRUSION 0.25mm PER SIDE.
 - REFERENCE JEDEC REGISTRATION MS-026, VARIATION BDD,
DATED FEB 1999.

APPROVALS		DATE		 National Semiconductor 2900 Semiconductor Dr., Santa Clara, CA 95052-8090			
DRAWN D. E. GRADY		01/26/1994					
DFTG. CHK. THANH LEQUANG		12/07/1999					
ENGR. CHK. RANDALL WALBERG		12/07/1999					
 PROJECTION INCH [MM]				SCALE	SIZE	DRAWING NUMBER	REV
				N/A	C	(SC)MKT-VH80A	D
FORMERLY:				SHEET 1 of 1			

**LQFP, JEDEC METRIC,
12 X 12 X 1.4mm,
80 LEAD**